Invalid Verilog file
